




High-Performance Data Storage




Data Storage


- Disks
 - Hard disk (HDD)
 - Solid state drive (SSD)
- Random Access Memory
 - Dynamic RAM (DRAM)
 - Static RAM (SRAM)
- Registers
 - %rax, %rbx, ...




The CPU-Memory Gap




Caching



Cache Hit



Cache Miss



Direct-Mapped Cache

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
...			...	
1020				
1021				
1022				
1023				

Direct-Mapped Address Components


(assumes 32-bit addresses)

Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)




Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
...			...	
1020				
1021				
1022				
1023				


2-Way Set Associative (1024 lines)



2-Way Set Associative Line Matching




General Cache Model (S, E, B)




Locality

■ **Temporal locality:**



■ **Spatial locality:**



Locality Example

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;
```

Locality Design

(v1)

```
int sum_array_rows(int a[M][N]) {
    int i, j, sum = 0;


    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}
```

(v2)

```
int sum_array_cols(int a[M][N]) {
    int i, j, sum = 0;

    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}
```


Intel Core i7 Cache Hierarchy



The Memory Hierarchy

